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Abstract 
To ensure high terminal reliability for the Gamma 
interconnection network (GIN), we propose a new 
modified GIN, referred to as CGIN as its connecting pat- 
terns between stages exhibit a cyclic feature. The fact 
that there exist multiple disjoint paths between any com- 
munication pair for all types of CGINs makes it possible 
to tolerate any arbitrary single fault and to accomplish 
enhanced terminal reliability accordingly. The perfor- 
mance of the CGIN is also evaluated through simulation. 
1. Introduction 
With the advance of VLSI technology, research on 
multiprocessors is drawing more and more attention. In 
the development of multiprocessors, the design of its 
interconnection networks plays quite an important role 
since it governs the performance of the whole system. 
The multistage interconnection network WIN), to give 
an example, stands as one very significant production of 
such networks. It is employed in a multiprocessor to 
connect processors and memory modules together, using 
multiple stages of small crossbar switches of a fixed size. 
The Omega network [l], Binary n-cube network [21, and 
Baseline network [3] are all MINs composed of 2x2 
switches. However, they provide only a unique path 
between any source-destination pair, unable to tolerate 
faults and hence yielding low tenninal reliability. A 
MIN with redundant paths is then desirable since it can 
tolerate faults by routing requests over altemative paths 
and thus achieve enhanced reliability. 
The Gamma interconnection network (GIN), pro- 
posed by Parker and Raghavendra [4], is one type of 
MIN composed of 3x3 switches, with interconnecting 
patterns between stages following the plus-minus-2' 
functions. Though able to offer multiple paths from any 
source to most of the destinations, it provides only a 
unique path between a source S and a destination D 
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when S equals D ,  and all the multiple paths existing 
between certain ( S ,  0) pairs share a single common 
route for many stages before starting to fork, making it 
impossible to tolerate faults. This leads to one question: 
Can the GIN be made fault-tolerant without increasing 
its hardware complexity or even with its cost reduced, to 
achieve a new network with high reliability? The topic 
has induced quite a few researchers to come forth with 
various conclusions. For instance, the Extra stage 
Gamma network (proposed by Lee and Hegazy [ 5 ] )  and 
the PM22I interconnection network (by Lee and Yoon 
[6]), employing Adams and Siegel's ideas [7], add an 
extra stage to the GIN to build up multiple paths, but 
have generated even higher hardware complexity - 
which is quite unfeasible for a GIN whose hardware 
complexity is already conspicuous. Other than these, the 
Monogamma network, another modified GIN proposed 
by Raghavendra and Parker [8], has the hardware com- 
plexity no more than the GIN but is able to provide mul- 
tiple paths between each ( S ,  D )  pair. However, those 
multiple paths are not necessarily disjoint that when an 
intemal switch fails, certain source and destination may 
not be able to communicate with each other. 
In this paper, we consider modifications to the GIN 
by altering the interconnecting patterns between stages 
so that a modified GIN provides altemative paths 
between every (S ,  D )  pair, including the case when 
S = D .  Such a network is referred to as a Cyclic 
Gamma Interconnection Network (CGIN) as its connect- 
ing patterns between stages exhibit a cyclic feature. It 
should be emphasized that all types of CGINs have 
totally disjoint paths from any source to any destination, 
making it possible to tolerate any arbitrary single fault. 
Besides, if several building blocks (i.e., 3x3 switches) 
are fabricated in one chip with VLSI technology, the 
CGIN enjoys potential cost reduction since its pin count 
and layout area are less than its GIN counterpart. 
2. Background 
In the following, 
related to our research. 
we briefly review various MINs 
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Gamma Interconnection Networks 
A GIN with size N =2" consists of n - t l  stages, 
with each stage involving N switches [4]. Every switch 
at intermediate stages is a 3x3 crossbar, whereas the two 
switches at the first and last stages are of sizes 1x3 and 
3x1 respectively. The N sources are numbered from 0 
to N-1, starting with the top one: so are the N switches 
at each stage and the N destinations. The stages are 
numbered from 0 to n rightwards. Connecting patterns 
between stages are based on the plus-minus-2' functions, 
namely, the j Ih switch at stage i , 0s i 5 n , is connected 
to three switches at stage i+l according to the functions: 
f f ( j )= j  +2' (mod N), f y u ) = j  -2' (mod N ) ,  and 
f ,T j )= j ,  which define the lower, the upper., and the 
straight connections originating from switch j at stage i . 
A GIN with size 16 is depicted in Fig. 1. 
A request from source S in a GIN of size N =2" 
(denoted by GIN,,) can be routed to its destination D 
under the guidance of an n-digit tag, which represents 
the difference (modulo N) between D and S .  Each tag 
digit can be 1, 0, or -1, and digit di is used at stage i in 
a way that the lower (or upper) connection is taken if di 
equals 1 (or -l), and the straight connection is taken 
when d; is-0. For the sake of convenience, -1 is 
denoted by 1. The GIN makes use of the binary fully 
redundant number system to represent each tag 
T =D - S  ( m d  N). With this number system, a tag 
T # O  has multiple representations, correspondingA to mF1- 
tiple paths in the GIN. As an example, 0001, 0011, 
0111 and ill1 all represent the same value and 
correspond to four possible paths, say, from source 1 to 
destination 0, illustrated in Fig. 1. 
For a given N =2", there are 3" different tag 
representations since the tag consists of n digits. The 
tag values lie in the range from -(N-1) to (N-l), and 
the values ( i - N )  and i are equivalent. In Fig. 1, for 
example, T = -1 = (15-16) has an equivalent tag value 
of 15, which can be denoted by 1111; the path 
corresponding to this tag value from source 1 to destina- 
tion 0 is also provided. The numbers of alternative paths 
in GIN4 are listed in Table I. As can be seen, there is 
only a unique path for tag = 0, and, for certain tag 
values, the number of alternative paths is small. For 
instance, when T equals Nl2, there are only two alterna- 
tive paths and when T is N I 4  or 3NI4,  only three. 
(Notice that this fact holds for any sized GIN.) More- 
over, these aitemative paths share the same common 
route before starting to fork at a later stage. To give an 
example, the alternative paths between (6, 14) (T = N / 2  
= 8) share the same common route before starting to fork 
at stage 3 as shown in Fig. 1. 
Monogamma Interconnection Networks 
The Monogamma Interconnection Network 
(MGIN) is constructed from a GIN with the last stage 
removed and one stage added at the input side; the con- 
necting pattem between the added stage and stage 0 is 
identical to that betweein stages 0 and 1 [81. An MGIN 
with size 16 is shown in Fig. 2. Its numbers of altema- 
tive paths are listed in Table I. As it shows, though 
there exist multiple paths between any source-destination 
pair in the MGIN, they are not necessarily disjoint. 
Take tag = 7 as an instance (shown in Fig. 2 for the (3, 
10) pair). Two alternative paths exist and after the first 
three stages, both paths share the same common route, 
unable to guarantee reliable communication between 
every source-destination pair with the tag. 
3. Cyclic Gamma Ihterconnection Networks 
For an n-stage GIN, the connecting patterns 
between stages (based on the plus-minus-2' functions) 
can be ordered as 2°,2,1,22, ,2"-', while for an n- 
stage MGIN, it is 2',2',2l,2', e - - ,2"-' (as has been 
mentioned). With such a slightly different connecting 
pattern (and with its hardware cost no more than the 
GIN'S), the MGIN is able to provide multiple paths 
between any source-destination pair. These paths, how- 
ever, are not necessarily disjoint. To improve it, we 
move the added stage of the MGIN to the last, that is, 
changing the connecting pattems into 
2°,21,22, ,2"-',2' (2' for both the first two and the 
last two stages). By such modification, we obtain multi- 
ple paths between any source-&stination pair and they 
are all disjoint. This interesting finding reveals that the 
connecting patterns between the first two and the last 
two stages can be any power of 2, while the connecting 
patterns between the other stages depict a cyclic feature. 
Thus we have a new network - the Cyclic Gamma 
Interconnection Network, or briefed as CGIN. 
A modified MGlN with its added stage being 
moved to the last and its connecting patterns thus being 
2°,21,22, ,2"-2,20 can be depicted as CGIN: - n 
shows an n -stage CGIN with size N = 2" : 0 indicates the 
connecting pattem between the first two and last two 
stages being 2'. That is, a CGINJ refers to a CGIN with 
n stages, and the connecting patterns between its first 
two and last two stages being 2T, Oly ln-2 .  Thus, the 
connecting patterns can be ordered as 
2~,2~+1,2~+2, . . . ,2,,-3,2,,-2,20,21, . . . ,ZY-',ZY - exhibiting 
a cyclic feature between stages (i.e., put 
2',2',2', * ,2"-' in order into a circle and then tear 
apart from 29. In general, the stages of a CGINJ are 
numbered left to right from 0 to n and the connecting 
pattems between stages are based on the plus-minus- 
2(*l+i)mod(n-1) functions. Namely, the j t h  switch at 
stage i ,  O<i < n ,  is connected to three switches at stage 
i+l according to the three functions: 
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j-fu)=j +2(r+i)mod(n-l) (mod N ) ,  
j - yu )= j  -2(~+i)mod(n-l) (mod N), and f:u)=j, which 
respectively define the lower, upper, and straight connec- 
tions originating from switch j at stage i. For example, 
a CGIN: and a CGIN; are depicted in Fig. 3. 
Each request in a CGINJ also carries a routing tag 
of n digits, with each digit equal to 3, 0, or 1, and the 
tag value is the difference between destination and 
source. The weight of every tag digit is determined by 
the connecting patterns. Specifically, the i th tag digit, 
di, has the weight of -2(Y+i+i)md(n-1) (mod N )  if di is 1; it 
has the weight of 2(pi)mod(n-l) (modN)  when dj  equals 
1. That is, the tag is represented by means of a 
"modified" binary redundant number system. Digit d; is 
used at stage i when routing the request through a 
CGF:  it takes the lower (or upper) connection for di = 1 
(or l ) ,  and the straight connection for d; =O. Routing 
complexity is exactly the same in a CGIN as in its GIN 
counterpart. 
It is interesting to find out the number of redun- 
dant paths from source S to destination D in a CGIN;. 
Since switch D at stage n is connected to three switches 
D +2Y(modN) ,  D ,  and D -2Y(modN) at stage n-1, a 
path can reach D through any of these three switches. 
As a result, the number of altemative paths between S 
and D turns out to be the sum of all possible paths from 
S to these three switches, which can be estimated by 
using the same formula developed for the GIN [4] 
because the connecting patterns from stage 0 to stage 
n-1 for CGINJ is obtained from a permutation of those 
patterns of the GIN. The number of alternative paths in 
a CGIN, for every tag under various y values is provided 
in Table I. As can be seen, the number of paths between 
every (S, D) pair in any CGIN4 is greater than or equal 
to 2, that is, multiple paths always exist from any S to 
any D in a CGIN. Note that CGIN: has exactly the 
same number of alternative paths as MGIN, for every 
tag. However, as Fig. 2 shows, the alternative paths are 
not necessarily disjoint for MGIN,, like the two altema- 
tive paths between (3, 10) (tag = 7). As for CGIN: and 
CGIN; (Fig. 3), there are respectively two and three dis- 
joint paths between (3, 10). The fact that there are at 
least two disjoint paths existing among the alternative 
paths for every tag in all types of CGINs will be given 
in the next section. 
Evaluating the Pin Count Suppose that r (r > 1) 
rows of switches in a network are fabricated in one sin- 
gle chip. There are I switches in stage i of the GIN 
housed in a chip, and those r switches connect to 
5=2xmin(2', r )  switches of stage i + l  which locate out- 
side the chip. The pin count contributed by the connec- 
tions originating from stage i and terminating at stage 
i+ l  is thus equal to 5, where min is the minimum func- 
tion. Likewise, the r switches at stage i+ l  need to 
connect 5 switches of stage i which locate outside the 
chip, contributing to the pin count. The number of 
total pins needed for connections per chip for GIN, is 
2r + 4 x min (2', r ), where the first term accounts for 
the connections for r sources and r destinations. 
In general, it is easy to derive that, for any 
modified GIN with connecting patterns between stages 
based on the plus-p-minus-p functions, the amount of 
total pins for connections per chip is 
2 r + 2 x C m i n ( p , r ) + 2 x C m i n ( y , r ) .  A pin count sav- 
ing always results for the CGIN compared with its GIN 
counterpart, and the saving increases as r grows. The 
saving is non-negligible. For example, when four rows 
of switches in Fig. 3(a) (inside a dashed rectangle) are 
housed in a single chip, that is, when r equals 4, 52 pins 
per chip are needed for GIN,, but only 40 are required 
for CGIN!, and the less area is taken by connections of 
the CGIN between the last two stages (due to the con- 
necting pattem altered from 2"-' to 2'). The pin saving 
coupled with shrunk layout area for connections in a 
CGIN could translate to cost reduction, making the 
CGIN practically attractive. 
n-1 
i =O 
n-1 n-I 
i =O i =O 
4. Proof of Existing Multiple Disjoint Paths 
Observing the alternative paths in a CGINJ, we 
have the following theorem. 
Theorem: Consider the alternative paths in a 
CGINZ. There exist at least 2 disjoint paths (i.e., paths 
with no intemal switch in common) between any pair of 
source and destination. 
Proof: Suppose 6 represents the tag value for paths 
from source S to destination D in a CGINJ. As men- 
tioned, a path going through any of the three switches, 
D+27 (mod N), D ,  or D-2Y (mod N), at stage n-1 
can reach destination D .  It is easy to see that the tag 
values from S to the three switches are 6c2Y, 6, and 
&2Y, respectively. Now, two cases are to be discussed. 
Case 1. There is a path between source S and switch D 
Clearly, 6 is the tag value for the path and 
6=D -S .  For a>y (n-1)-digit tag of value 6, the Uh 
digit, do, can be 1, 0, or 1. 
(a) For an (n-1)-digit tag, say q, of value 6 with do= i, 
there exists an (n-1)-digit tag, say z~', of value 6+2Y 
with the same digits as T~ except do which is 0. 
Thus, two disjoint paths from S to D through 
switches D andA D+2y (mod N )  at stage n-1 (with 
tag Otl and tag 1 ~ ~ ' )  can be found. 
(b) For an (n-1)-digit tag, say T ~ ,  of value 6 with do=O, 
there exist an (n-1)-digit tag, say T<, of value S-2Y 
at stage n- 1. 
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and an (n-1)-digit tag, say z/, of value 81+2~, both 
having the same digits as 22 except their do's which 
are i and 1 respectively. Thus, three disjoint paths 
Erom S to D through switches D ,  D-2y (mod N ) ,  
and D+2y (mod N )  at stage n-1 (with tags Otz. 1221, 
and iz/) can be found. 
(c) For an (n-1)-bit tag, say 23, of value 6 with d o = l ,  
there exists an (n -1)-digit tag, say 23). of value 6 - 2y 
with the Same digits as 23 except do which is 0. 
Thus, two disjoint paths from S to D through 
switches D and D-2r (mod N) at stage n-1 (with 
tag oZ3 and tag 12;) can be found. 
Thus, there exist at least 2 disjoint paths between 
any pair of source and destination when switch D at 
stage n -1 can be reached from S .  
Case 2. There is no path between switch D at stage n-1 
It is observed that switch D at stage n-1 cannot 
be reached from S only if the tag value, D -S (mod N ) ,  
is 2"-'. when 6=2"-', that is, when there is no path 
between switch D at stage n-1 and source S., it is easy 
to derive two (n-1)-digit tags of values 6 - 2y and 6 + 2y, 
one with the least significant n-y-1 digits being l's, $e 
other with the least significant n-y-1 digits being 1's 
(the rest of digits for both are 0's). Obviously, the two 
tags correspond to two disjoint paths from S to switches 
D-2r (mod N) and D+2y (mod N) at stage n-1. Thus, 
two disjoint paths from S to D respectively through the 
above two switches at stage n-1 can be found. 
The theorem is thus proved (based on the above 
two cases). 
I1 
Let's take CGIN: as an example to illustrate the 
above pr2of. Kirst, for Case l(a), two disjoint paths with 
tags OOO1 and 1OOO (through switches 2 and 3 at stage 3) 
can be found when S = 3 and D =2. For Case l(b), 
when S = 3  and D = 5 ,  Free $isjoint paths in existence 
are with tags 0010, 1011 and 1011 (through switches 5, 
4 and 6 at stage 3). When S = 3 and D = 8, the two dis- 
joint paths to be found for Case l(c) carry tags 0101 and 
1100 (through switches 8 and 7 at stage 3). As for Case 
2, when S = 3  and D = l!;-$e two disjoint paths found 
are with tags 1111 and 1111 (through switches 10 and 
12 at stage 3). 
5. Terminal Reliability Evaluation 
The terminal reliability between a source- 
destination pair in a MIN is the probability that at least 
one path exists between the pair. For any tag in the 
GIN, all the altemative paths may be represented by a 
simple ladder diagram [4], but it is not the case with the 
CGIN . The altemative paths in a CGIN no longer con- 
stitute a simple structure, making the derivation of an 
and source S .  
exact expression for the terminal reliability seems fairly 
complicated. In search of an efficient method able to 
evaluate the terminal reliability of a CGIN, we have 
reviewed several relatedl algorithms in the literature and 
come forth with a simple approach [9] able to evaluate 
the terminal reliability of any MINs. 
The simple approach has been employed to calcu- 
late the terminal reliabilities for CGINJ's (where 
OSyS2) and CGINJ's (where OIyS4). The results are 
almost identically good as what is reported here for 
CGINj and CGIN: whose terminal reliabilities versus 
tag are plotted in Figs. 4 and 5 (note that the reliabilities 
of a 3x3 switch is assumed to be 0.9; the 1x3 and 3x1 
switches at stage 0 and n are fault-free). For easy com- 
parison, the terminal reliabilities for GIN and MGIN 
with system sizes 16 and 64 are also plotted in both 
figures. As expected, a CGIN enjoys much enhanced 
terminal reliability, whereas the GIN suffers relatively 
low values, and the contrast is remarkable. To give an 
example, when the tags are 8 and 32 (= N / 2 )  respec- 
tively in size 16 and 64 networks, GIN experiences the 
lowest value (as when the tag is 0), while the values for 
CGIN remain impressively high, thanks to the existence 
of its multiple disjoint paths. It is also worth our atten- 
tion that for a GIN with tags 7 and 9 in a size 16 net- 
work or 31 and 33 in a size 64 network, its reliability 
stands higher than CGIN. This is because there are two 
disjoint paths among the 7 and 11 alternative paths for 
each case, As for MGaV, since its multiple paths are not 
necessarily disjoint, it fails to have as high reliability as 
CGIN in almost all cases except on tags 8 (system size 
16) and 32 (system size 64) where both networks display 
the same values, leadiuig us to the fact that MGIN has 
disjoint paths on both tags. Clearly enough, it is of 
much significance for all various networks to have multi- 
ple disjoint paths, like our CGINs, to ensure constant and 
satisfactorily high termiinal reliabilities. 
6. Experimental Performance Evaluation 
The performance results of various CGINs under 
different network parameters are obtained through simu- 
lation for comparison. A network under simulation 
operates in a packet-switched mode, where every request 
involves only a single packet and is routed according to 
the strategy mentioned in Section 3. Each request in a 
network of size 2" c<arries a routing tag of n digits, and 
the tag is selected randomly from all possible tag 
representations for the tag value of the request. At every 
network input, a table is used to store all possible tag 
representations of each tag value, and when a request is 
generated, the table is, looked up for selecting a tag 
representation; each possible representation of a given 
tag value has the same probability of being selected. 
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A simulated network is assumed to be synchro- 
nous, with the network cycle being the smallest time unit 
in which a request can be transmitted from one switch- 
ing element to another. The assumptions in [lo] are fol- 
lowed in our simulation, and the same measures of 
interest, bandwidth and mean delay, are adopted in this 
experimental study. Bandwidth is the average number of 
requests accepted at each network output per cycle. 
Mean delay indicates the number of network cycles 
spent by a typical request from its source to its destina- 
tion; the delay of a request is counted from the time the 
request is generated (rather than from the time it is 
admitted to the network) until it leaves the network. 
The results collected from our simulation are depicted in 
Figs. 6 and 7, where every point given represents a 
steady state result. Note that bandwidth, though a col- 
lected measure under various request arrival rates, is 
chosen as one axis for plotting delay-bandwidth charac- 
teristics in the figures. 
Mean delay versus bandwidth of various CGINJ's 
with fixed queue capacity q = 2 is shown in Fig. 6 for 
different network sizes 2", n = 4, 5, and 6. (It is 
assumed in [lo] that a queue with capacity q is associ- 
ated with every switch output port and each network 
input.) For each n, all CGINJ'S with y ranging from 0 to 
n-2 are simulated and the results are provided in the 
figure. As can be seen, all CGINJ's exhibit virtually 
identical delay-bandwidth characteristics for any given 
n .  The simulation results of GIN,, are included in the 
figure (shown by dotted curves) for comparison. It is 
observed that a CGINJ and its GIN,, counterpart have 
about the same performance, with the difference falling 
within tolerable simulation accuracy. This reveals that 
altering the interconnecting pattems between GIN stages 
leads to no performance loss, despite a significant gain in 
terminal reliability and possible cost reduction. It is 
interesting to notice in the figure that the performance 
gaps between different sized networks remain unchanged 
for bandwidth up to roughly 0.7, at which point networks 
are not heavily loaded yet. The gaps are attributed to 
the different numbers of stages requests travel in 
different sized networks. When the network load 
becomes heavy, the queuing delay in each stage grows 
substantially and the performance gaps between different 
sized networks change. 
The performance of CGIN6 with various queue 
capacities is illustrated in Fig. 7. Since all CGINJ's, 
0 5 6 4 ,  possess virtually the same performance, only the 
result of CGI",O is given for clarity. It can be seen that 
a CGIN with queue capacity q equal to 3 can deliver 
performance close to that of a CGIN with infinite queue 
capacity. Compared with GIN6 (shown by dotted 
curves), CGINJ again has almost identical performance 
for any given queue capacity. 
7. Concluding Remarks 
In this paper, we have investigated "modified" 
Gamma interconnection networks obtained by altering 
the connecting pattems between certain consecutive 
stages of the GIN. A new modified network exhibiting a 
cyclic feature of its connecting pattems between stages 
has been initiated and is dubbed as a CGIN. It exhibits 
high terminal reliability compared with GIN and MGIN, 
another modified GIN, because any type of CGINs can 
guarantee the existence of totally disjoint paths between 
any communication pair. For CGIN and its GIN coun- 
terpart, the routing complexity stands the same. All the 
paths from any source to any destination in a CGIN can 
be represented by a "modified" binary redundant number 
system. If several rows of switching elements are fabri- 
cated in one chip using the VLSI technology, a CGIN 
could lead to reduced cost because the pin count per 
chip decreases and the layout area taken by connections 
shrinks. It is found through simulation that CGIN 
delivers virtually identical performance as GIN. REGIN, 
another modified GIN built also by altering the connect- 
ing pattems of GIN to create disjoint paths between each 
source-destination pair, has been reported recently in 
[lo]. However, only one type of the REGINs has multi- 
ple disjoint paths between every (S, D)  pair, and the pin 
count is not reduced so much as the CGINs. Moreover, 
characterized by plus-p-minus-p functions where p = 1.1, 
the connecting pattern for CGIN, like for GIN, is sym- 
metric, while the REGIN'S is without symmetry (p#p). 
We thus believe it is feasible for CGIN to adopt destina- 
tion tag routing and rerouting 1111 - which is currently 
under investigation. 
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Table I. The number of alternative paths for every tag 
in a network with size 16 
(The number of total paths amounts to 3 ‘ =8 1 in every network.) 
Fig. 1.  A Gamma interconnection network with size 16. (Bold lines indicate 
alternative paths between (1,O) and between (6, 14). 
Fig. 2. A Monogamma interconnection network with size 16. (Bold lines 
indicate alternative paths between (3, lo).) 
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Fig. 3. Cyclic Gamma interconnection networks with size 16. 
(Bold lines indicate alternative paths between (3. lo).) 
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Fig. 5. ~TeTenninal reliability comparison among GIN@, MGIN6, and CGM;. 
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Fig. 4. Terminal reliability comparison among GIN,, MGIN,, and CGIN:. 
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Ag. 6. Mean delay vems bandwidth of varioui CGLNx's 
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Fig. 7. Mean delay verms bandwidth of COIN! for 
various queue capacities. 
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